Abstract: We present design of an asynchronous digital pipeline based on stochastic resonance gates (SR gates). These gates allow mismatch-tolerant and low-power designs by utilizing the beneficial role of noise (stochastic resonance effect). However, unpredictable delays appear in SR gates due to their dependence on stochastic processes. Therefore, applications are found in asynchronous circuits. We demonstrate the performance of a three-stage-asynchronous pipeline with dual-rail data encoding. Electrical simulations were done for a 0.18-µm CMOS technology, and confirmed the pipeline performance regardless of transistor mismatches and consuming low power (100 picowatts). Moreover, experimental results based on a macrosystem confirmed the pipeline performance.
Introduction
Cutting-edge technologies for device miniaturization are reducing device size to molecular or atomic scales. However, as such dimensions are reached, side effects are inevitable, such as uncontrolled noise and parameter mismatches. Therefore it has become essential for designers to find new strategies to avoid these drawbacks. Alternative approaches include biological-inspired designs, where one of the approaches that has become popular is the utilization of noise to enhance certain tasks; this phenomenon has been well documented and it is known as stochastic resonance [1, 2] . Logic gates assisted by noise has been proposed previously [3] ; however, the main disadvantage of these gates is the presence of hazards due to noise introduction, and the requirement of different bias voltage sources to select logic operations. In a previous study [4] , we proposed the combination of nonlinear systems with hysteresis and the stochastic resonance effect to design mismatch-tolerant logic circuits that consume low power regardless of mismatches. The transistor-based circuit is shown in Fig. 1a , and the path connections to implement SR gates is shown in Fig. 1b . Another key feature of the SR gates is that their output is stable regardless of noise; this is due to the hysteresis characteristic that provides two thresholds (positive feedback at Fig. 1b provides the hysteresis characteristic). Moreover, no additional bias circuits are required to select logic operations. Simulations and experimental results showed that with the introduction of an intentional mismatch, SR logic gates correctly generate the four basic logic functions NAND, AND, NOR and OR with low power supply (0.35 V).
However, because the response of the SR logic gates depends on noise, there is an unpredictable delay in their response. Consequently synchroniza- Fig. 1. (a) shows the operational transconductance amplifier (OTA) used in our previous work [4] . (b) shows the path connection of the OTA to implement SR gates, where V bias1 and V bias2 serve as selectors for the logic operations, V in1 and V in2 are logic inputs and V noise is noise input; V g1 and V g2 of (a) are the weighted sum of the input capacitors of (b) (implemented with a floating-gate MOSFET) tion problems are evident in synchronous circuits based on SR logic gates. Therefore, proper applications for the SR logic gates are found in the field of asynchronous circuit design, in which performance does not depend on a central clock, but on handshake protocols [5] . Asynchronous circuits allow the design of delay-insensitive circuits (DI circuits) because they rely on signals that indicate when a task is accomplished. In this study, we propose the design of an asynchronous digital pipeline to demonstrate the performance of SR logic gates regardless of the presence of mismatches and unpredictable delays in the response. Here, we demonstrate its performance through simulations and experimental results.
Brief overview of asynchronous circuit design
Although there is no established methodology to design asynchronous circuits, these types of circuits are based on requirement (req) and acknowledgment (ack) signals between stages. These signals indicate when new data are required (indicated by a change of state of req signal) to perform a certain task and when the current task is accomplished (indicated by a change of state of the ack signal). Execution of instructions among stages relies on the exchange of these signals.
Further, it is necessary to choose the appropriate data encoding and protocols according to the desired application. Asynchronous circuits are divided into two categories based on their data encoding: single-rail (or bounded) data and dual-rail data encoding. The former is used when the delays are known precisely, and the latter represents a more robust data encoding because it allows the design of DI circuits and that is the reason it is used for our purposes. Dual-rail data encoding refers to converting one bit to two-bit encoding (Fig. 2) , where valid data are given by f0; 1g and f1; 0g which represents 0 and 1 logic respectively. f0; 0g is a spacer between valid data and f1; 1g is not used. Another advantage of the dual-rail data encoding is that it contains the req signal implicit in the data (where f0; 1g or f1; 0g represents a req signal equal to one); therefore, an additional channel for req signal is not necessary. Dual-rail data encoding requires a four-phase protocol for data transmission. The four-phase protocol resets the signals req and ack when the current task has been accomplished, in contrast with the two-phase protocol, where a reset it is not necessary. To implement dual-rail encoding, data are necessary to design dual-rail logic gates based on their single-rail counterparts. In this framework, we show the disgn of a dual-rail NAND gate based on SR logic gates. The basic diagram is shown in Fig. 3 , where the invert operation consists simply of the inversion of output bits. The circuit consists of SR NAND and SR AND gates previously proposed in [4] .
On the other hand, in order to design high performance asynchronous circuits, the asynchronous pipeline is one of the main elements [6] . Thus, we present the implementation of an asynchronous pipeline based on a dual-rail data encoding. Fig. 4 shows the basic block diagram for a dual-rail based asynchronous pipeline for n stages. Here, data transmission relies on validation of input data. If L 0;0 and L 0;1 are either f0; 1g or f1; 0g (req equals to one), then data are valid, consequently the acknowledge signal L ack,0 changes its state, resetting both channels. Once, reset has occurred, L ack,0 changes again its state, sending new data to both channels. This process is repeated in the next stages to transmit data. Further, choosing the pipeline configuration depends on the desired application. In this study, we present the implementation of the Weak Condition Half Buffer pipeline (WCHB pipeline) [7] . Owing to the fact that the WCHB pipeline is a gate-based configuration with dual-rail data encoding, it can be easily implemented with the current SR logic gates to design a delay insensitive pipeline. Fig. 5 shows a basic configuration of the WCHB pipeline. In this configuration, NAND gates validate input signals. When data are valid, L ack,0 is equal to zero, resetting the signals. Data capture will be done only when L ack,nD1 is equal to one (the next stage has accomplished data transmission successfully). Here, the basic function of the C-element is maintaining the current state until a reset is done; the basic performance of the C-element is as follows: only when both inputs are set to zero or one the output will be zero and one respectively, otherwise, the output will be held with its previous state. We have already proposed a possible implementation of the C-element [4] , where the same internal configuration of the SR logic gates is used. The next section will show the simulation results of these examples, designed with the SR logic gates. Experimental results for the WCHB pipeline were obtained with a macro system and they are presented in subsection 3.2. Subsection 3.3 contains an analysis of the WCHB pipeline. Here we show electrical simulations of the dual-rail NAND/AND gate, where the power supply was set to V dd ¼ 0:35 V and the standard deviation of noise to V noise ¼ 0:27 mV. Fig. 6 shows the simulation results, where two cases are present: without noise and with noise. In the first case, owing to the presence of mismatches, the logic functions are not generated. In the second case, when noise is applied, the logic functions are recovered, demonstrating the beneficial effect of noise.
Dual-rail NAND/AND gate

WCHB pipeline based on SR logic gates
In this subsection we present the main application of this study, that is the implementation of a three-stage WCHB pipeline. The simulation parameters are the same as those used in the previous subsection. Fig. 7 shows the simulation results for the three stages.
The signals at the bottom of the figure represent input data, in which every time data have been passed to the next stage (ack signal F 1), is generated new data, alternating between f0; 1g and f1; 0g (0 and 1) with the reset (spacer) between valid data. The red lines represent data of channel 0 (L n,0 ), and the blue ones represent data of channel 1 (L n,1 ). Note that data transmission is accomplished regardless different values of delays among stages. Fig. 8 shows in greater detail the control signals ack and req that help accomplish data transmission between stages 1 and 2.
In addition to the simulations, a three-stage WCHB pipeline was built using an operational amplifier OP284 connected with a positive feedback to generate a hysteresis characteristic. SR logic gates were built using the configuration shown in Fig. 9 . Their performance and parameters can be reviewed in more detail in [2] . Note that the circuit used for experimental results does not correspond to the practical implementation of the circuit for SR logic gates of Fig. 1, but it is used to demonstrate how the noise can be utilized in nonlinear circuits to recover logic functions in the presence of mismatches. Therefore, parameters such as power consumption and delay time vary from those of simulation results. Fig. 10 shows the experimental results of data transmission between the three stages, and it is seen that data are transmitted independently of the presence of delays. Fig. 11 shows the control signals between stages 1 and 2.
3.3 Power consumption and error rate of the three-stage WCHB asynchronous pipeline In this subsection, the general performance of the three-stage WCHB pipeline is described in greater detail in terms of the power consumption and error rate. Fig. 12 shows the simulation results of the power consumption (P) versus standard deviation of noise ( V noise ), where a linear relationship between the parameters is observed. The power consumption is 105 pA for our current setting (V dd ¼ 0:35 V), demonstrating that the pipeline is consuming low power. Additional simulations were performed for the error rate (%) versus ( V noise ), where a zero tolerance is demonstrated for a V noise value less than 0.25 V (Fig. 13) . 
Conclusions
SR logic gates offer three main advantages: a mismatch insensitive design over a certain range of standard deviation of the threshold voltage, a low-power design, and a stable response regardless of the noise input. However, the dependence on noise also generates unpredictable delays in their response. Although these delays represent a challenge to SR logic gate synchronization, an alternative solution is found by employing asynchronous circuit design, where the possibility of designing DI circuits allows a reliable synchronization of the SR logic gates. Although the current configuration is expensive in terms of VLSI area, it provides a solution for future devices beyond MOSFET technology which exhibits large internal fluctuations leading to system-level malfunctions.
